]> iEval git - yule.git/blame_incremental - yosys-sim-script
projects / yule.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
One clock is enough
[yule.git] / yosys-sim-script
... / ...
CommitLineData
1read_verilog -sv -DSIM flash.v
2prep -top top -nordff
3sim -clock CLK -vcd test.vcd -n 3000
Yet Unfinished Lisp Evaluator
This page took 0.021506 seconds and 4 git commands to generate.