]> iEval git - clump.git/blame_incremental - yosys-sim-script
Some renamings
[clump.git] / yosys-sim-script
... / ...
CommitLineData
1read_verilog -sv -DSIM flash.v
2prep -top top -nordff
3sim -clock CLK -vcd test.vcd -n 3000
This page took 0.023657 seconds and 4 git commands to generate.