]> iEval git - clump.git/blame_incremental - yosys-sim-script
Add diagrams and pictures
[clump.git] / yosys-sim-script
... / ...
CommitLineData
1read_verilog -sv -DSIM toplevel.v
2prep -top cpu -nordff
3sim -clock clk -vcd test.vcd -n 3000
This page took 0.020956 seconds and 5 git commands to generate.