Commit | Line | Data |
---|---|---|
a051754e MG |
1 | `include "processor_4.v" |
2 | ||
9e30ab0c MG |
3 | module top (input CLK, output [4:0] LED, output UART_TX, input UART_RX); |
4 | // Prescaler on the clock | |
5 | reg [24:0] counter = 0; | |
a051754e | 6 | |
9e30ab0c MG |
7 | always @ (posedge CLK) begin |
8 | counter <= counter + 1; | |
a051754e MG |
9 | end |
10 | ||
9e30ab0c MG |
11 | // Connect up the processor |
12 | PROCESSOR cpu(.clk(counter[10]), | |
13 | .led(LED), | |
14 | .uart_tx(UART_TX), | |
15 | .uart_rx(UART_RX)); | |
16 | endmodule |