Some renamings

[yule.git] / lisp_processor.v

`include "gc.v"
`include "eval.v"
`include "reader.v"
`include "uart.v"
`include "writer.v"

`define GCOP_NOP      4'd0
`define GCOP_CDR      4'd1
`define GCOP_CAR      4'd2
`define GCOP_CDRQ     4'd3
`define GCOP_CARQ     4'd4
`define GCOP_CARR     4'd5
`define GCOP_CDRRX    4'd6
`define GCOP_CARRX    4'd7
`define GCOP_CDRQX    4'd8
`define GCOP_CONS     4'd9
`define GCOP_XCONS    4'd10
`define GCOP_RPLACDR  4'd11
`define GCOP_LDQ      4'd12
`define GCOP_RDQ      4'd13
`define GCOP_RDQA     4'd14
`define GCOP_RDQCDRRX 4'd15

`ifdef SIM
 `define UART_DIVIDE 1
`else
 `define UART_DIVIDE 625
`endif

module cpu (input clk, output [4:0] led, output uart_tx, input uart_rx);
   wire [15:0] result;

   reg [5:0]   initial_reset = 30;
   always @ (posedge clk)
	 if (initial_reset) initial_reset <= initial_reset - 1;

   wire reset = |initial_reset || reader_active || writer_clock_enable;
   reg [1:0]  counter = 0;

   wire gc_clock_enable   = counter[0] &  counter[1] & !reset;
   wire eval_clock_enable = counter[0] & !counter[1] & step_eval & !reset;
   wire writer_clock_enable = counter[0] & counter[1] & writer_active;

   always @ (posedge clk)
	 counter <= counter + 1;

   wire [12:0] P;
   wire [15:0] E1;
   wire [15:0] E2;
   wire [3:0] gcop;
   wire [5:0] gostate;
   wire [5:0] eostate;
   wire 	  conn_ea;
   wire 	  conn_et;

   wire 	  step_eval;

   wire        gc_ram_we;
   wire [12:0] gc_ram_addr;
   wire [15:0] gc_ram_di;

   wire        reader_ram_we;
   wire [12:0] reader_ram_addr;
   wire [15:0] reader_ram_di;

   wire [12:0] writer_ram_addr;

   wire 	   reader_active;

   wire        ram_we = reader_active ? reader_ram_we : gc_ram_we;
   wire [12:0] ram_addr = reader_active ? reader_ram_addr : writer_active ? writer_ram_addr : gc_ram_addr;
   wire [15:0] ram_di = reader_active ? reader_ram_di : gc_ram_di;
   wire [15:0] ram_do;

   wire		   writer_finished;
   reg 		   writer_started = 0;
   reg 		   writer_active = 0;

   GCRAM gcram (.clk(clk), .we(ram_we), .addr(ram_addr), .di(ram_di), .do(ram_do));

   GC gc (.clk(clk), .rst(reset), .clk_enable(gc_clock_enable), .Ein(E1), .Eout(E2), .gcop(gcop), .ostate(gostate), .step_eval(step_eval), .conn_ea(conn_ea), .conn_et(conn_et), .ram_we(gc_ram_we), .ram_addr(gc_ram_addr), .ram_di(gc_ram_di), .ram_do(ram_do), .Pout(P));

   EVAL eval (.clk(clk), .rst(reset), .clk_enable(eval_clock_enable), .Ein(E2), .Eout(E1), .gcop(gcop), .ostate(eostate), .conn_ea(conn_ea), .conn_et(conn_et));

   READER reader (.clk(clk), .clk_enable(!initial_reset), .rx_byte(uart_rx_byte), .rx_signal(uart_rx_signal), .active(reader_active), .ram_we(reader_ram_we), .ram_addr(reader_ram_addr), .ram_di(reader_ram_di));

   WRITER writer (.clk(clk), .clk_enable(writer_clock_enable), .tx_byte(uart_tx_byte), .tx_signal(uart_tx_signal), .tx_busy(uart_is_transmitting), .finished(writer_finished), .ram_addr(writer_ram_addr), .ram_do(ram_do), .P(P));

   // UART outputs
   wire       uart_rx_signal;
   wire [7:0] uart_rx_byte;
   wire       uart_is_receiving;
   wire       uart_is_transmitting;
   wire       uart_rx_error;

   // UART logic
   wire 	  uart_tx_signal;
   wire [7:0] uart_tx_byte;

   always @ (posedge clk) begin
	  if(writer_finished)
		writer_active <= 0;

	  if(reader_active) begin
		 writer_started <= 0;
	  end else if(eostate == 5'd7 && !writer_started) begin
		 writer_started <= 1;
		 writer_active <= 1;
	  end
   end

   // 4800 baud uart
   uart #(.CLOCK_DIVIDE(`UART_DIVIDE)) uart (.clk(clk), .rx(uart_rx), .tx(uart_tx), .transmit(uart_tx_signal), .tx_byte(uart_tx_byte), .received(uart_rx_signal), .rx_byte(uart_rx_byte), .is_receiving(uart_is_receiving), .is_transmitting(uart_is_transmitting), .recv_error (uart_rx_error));

   // Assign the outputs
   assign led[0] = eval_clock_enable;
   assign led[1] = uart_is_transmitting;
   assign led[2] = uart_is_receiving;
   assign led[3] = writer_finished;
   assign led[4] = !reset;
endmodule