]> iEval git - yule.git/blame_incremental - yosys-sim-script
Make words 16 bits wide
[yule.git] / yosys-sim-script
... / ...
CommitLineData
1read_verilog -sv flash.v
2prep -top top -nordff
3sim -clock CLK -vcd test.vcd -n 1000
This page took 0.013845 seconds and 4 git commands to generate.