]> iEval git - clump.git/blob - yosys-sim-script
projects / clump.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Add compiler
[clump.git] / yosys-sim-script
1 read_verilog -sv -DSIM lisp_processor.v
2 prep -top cpu -nordff
3 sim -clock clk -vcd test.vcd -n 3000
Conway's Life Using Many Processors
This page took 0.021093 seconds and 4 git commands to generate.