]> iEval git - clump.git/blob - yosys-sim-script
projects / clump.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Make words 16 bits wide
[clump.git] / yosys-sim-script
1 read_verilog -sv flash.v
2 prep -top top -nordff
3 sim -clock CLK -vcd test.vcd -n 1000
Conway's Life Using Many Processors
This page took 0.03932 seconds and 4 git commands to generate.