Add repl.png and three unused files
[yule.git] / yosys-sim-script
... / ...
CommitLineData
1read_verilog -sv -DSIM lisp_processor.v
2prep -top cpu -nordff
3sim -clock clk -vcd test.vcd -n 3000
This page took 0.008634 seconds and 4 git commands to generate.