projects / yule.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Add repl.png and three unused files
[yule.git] / yosys-sim-script
1 read_verilog -sv -DSIM lisp_processor.v
2 prep -top cpu -nordff
3 sim -clock clk -vcd test.vcd -n 3000
Yet Unfinished Lisp Evaluator
This page took 0.018773 seconds and 4 git commands to generate.