9cffede952a7db8d46e6e4a9b1e7a326590ea9ec
[yule.git] / yosys-sim-script
1 read_verilog -sv -DSIM flash.v
2 prep -top top -nordff
3 sim -clock CLK -vcd test.vcd -n 3000
This page took 0.018852 seconds and 3 git commands to generate.