projects / yule.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Proper macros for simulation/normal running
[yule.git] / yosys-sim-script
1 read_verilog -sv -DSIM flash.v
2 prep -top top -nordff
3 sim -clock CLK -vcd test.vcd -n 3000
Yet Unfinished Lisp Evaluator
This page took 0.019938 seconds and 4 git commands to generate.