Add diagrams and pictures
[clump.git] / yosys-sim-script
1 read_verilog -sv -DSIM toplevel.v
2 prep -top cpu -nordff
3 sim -clock clk -vcd test.vcd -n 3000
This page took 0.019578 seconds and 4 git commands to generate.